Intel Core 2 Duo E8800 (ES)
Intel Core 2 Duo E6200 (ES)
Intel Core 2 Duo E7700
Intel Pentium II 266 (0,35µ)
Intel Core 2 Duo E7800
AMD Ryzen 5 PRO 5645
|
|||
Manufacturer | AMD | ||
Model | Ryzen | ||
Architecture | x86 | ||
Codename | Vermeer | ||
Core frequency (Rated/Boost) | 3.7 GHz/4.6 GHz | ||
Cores/Threads | 6/12 | ||
Targeted market | Desktop PCs | ||
Package / Socket | µPGA-1331 / Socket AM4 | ||
Physical informations | |||
Package Size | 4,06x4,06 cm | Manufacturing process | 7 nm |
Die size | 80,7+125 mm² | Transistor count | 3800000000+209000000 |
Bus frequency | |||
Bus type | 4xPCI-Express 4.0 | Width | 64 bits |
Bus speed 4xPCI-Express 4.0 | 16 GT/s | ||
Caches | |||
L1 cache (data) | 6x32 KB | L1 Cache (instruction) | 6x32 KB |
L2 cache | 6x512 KB | L3 cache | 32 MB |
Voltages | |||
HFM | 1.1-1.35V | Deeper Sleep | ??? |
LFM | 0.9-1.2V | Enhanced Deeper Sleep | ??? |
TDP | 65 W | ||
Other informations | |||
Release date | Q3 2022 | ||
Functions/Features |
16-bit Floating-Point conversion instructions (F16C) 3-operand Fused Multiply-Add instructions (FMA3) Advanced Vector Extensions (AVX) Advanced Vector Extensions 2 (AVX2) AES New Instructions BMI Enhanced Virus Protection (EVP) MMX Pacifica Precision Boost 2 Pure Power Secure Hash Algorithm extensions (SHA) Secure Mode Execution Protection (SMEP) Simultaneous MultiThreading (SMT) SSE SSE2 SSE3 SSE4.1 SSE4.2 SSE4a SSSE3 Supervisor Mode Access Prevention (SMAP) x86-64 instructions |
||
Integrated peripherals |
DDR4-3200 Memory controller Dual Channel 24 lignes PCI-Express 4.0 Controller Serial-ATA 3.0 controller USB3.2 Gen2 Host controller High Definition Audio controller LPC interface SPI Interface SMBus Host controller |
||
Part Number | 100-000000833 (OEM) | ||
Rarity | |||
In collection ? | no | ||
Benchmarks |